Skip to content
Downloads
Search for:
MEMS Foundry
Wafer Fabs
Key Technologies
Sil-Via® TSV
Sil-Via® Key Characteristics
Met-Via® TSV
TGV
High Precision DRIE
High Precision KOH Etching
AuSn Bumping
Micro Mirror Processing
Sil-CAP ®
Sil-CAP® – Silex Base Technology for TSV Integration
Met-CAP ®
TGV-CAP™
Microfluidics
Electroplating (AuSn, Au, Cu, Ni)
AuSn Low Temp Eutectic Bonding
High Performance Piezoresistors & Diodes
Piezo MEMS
Markets & Applications
Consumer
Life Science & Medical
Telecom
Industrial & Automotive
Working with Silex
CPI Process
Quality Assurance
Process Control
Corporate Social Responsibility Policy
About Us
Company Overview
Board of Directors
Management Team
Career – Open Positions
News & Events
News
Events
Contact
Search for:
Micro Mirror Processing
Enestedt Reklambyrå
2017-09-15T17:38:04+02:00
Micro
Mirror Processing
From single mirror to 2-D arrays of thousands of mirrors
Multilevel fusion bond technique suitable for complex mirror suspension designs.
Via integration enables mirror array stacking building large arrays from multiple chips